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ABSTRACT 
 
A new Room Temperature (RT) 0-level vacuum package 
is demonstrated in this work, using amorphous silicon 
(aSi) as sacrificial layer and SiO2 as structural layer. The 
process is compatible with most of MEMS resonators and 
Resonant Suspended-Gate MOSFET [1] fabrication 
processes. This paper presents a study on the influence of 
releasing hole dimensions on the releasing time and hole 
clogging. It discusses mass production compatibility in 
terms of packaging stress during back-end plastic 
injection process. The packaging is done at room 
temperature making it fully compatible with IC-processed 
wafers and avoiding any subsequent degradation of the 
active devices.  
 
1. INTRODUCTION 
 
MEMS resonators performances have been demonstrated 
to satisfy requirements for CMOS co-integrated reference 
oscillator applications [2-3]. Different packaging 
possibilities were proposed in previous years using either 
a 0-level approaches [4, 5] or wafer bonding approaches 
[6]. According to industry requirements, 0-level thin film 
packaging using standard front-end manufacturing 
processes is however likely to be the most cost-efficient 
technique to achieve vacuum encapsulation of MEMS 
components for volume production. 
 
2. DEVICE DESCRIPTION AND PACKAGING 
DESIGN 
 
The packaging process has been done on a MEMS 
resonator having MOSFET detection [1]. The device is 
based on a suspended-gate resonating over a MOSFET 
channel which modulates the drain current. The advantage 
of this technique is the much larger the output detection 
current than for the usual capacitive detection type, due to 
the intrinsic gain of the transistor. 
The RSG-MOSFET device fabrication process and 
performances were previously described in [7]. The 
process steps are presented in Fig. 1, where a 5µm thick 
amorphous silicon (aSi) layer is sputtered on the already 
released MEMS resonator followed by a 2µm RF 
sputtered SiO2 film deposition. A quasi-zero stress aSi 
film deposition process has been developed; the quasi-
vertical deposition avoids depositing material under the 
beam lowering the releasing time. Releasing holes of 
1.5µm were etched through the SiO2 layer and the 
releasing step is done by dry SF6 plasma. Due to pure 
chemical etching, high selectivity of less than 1nm/min on 
SiO2 was obtained. The holes were clogged by a non-
conformal sputters SiO2 deposition at room temperature. 
 
 
Fig. 1 Schematic of the 0-level vacuum package 
fabrication process of a RSG-MOSFET 
 
Packaging process has been performed on the metal-gate 
SG-MOSFET and Fig. 2a shows an SEM picture of a 
released AlSi-based RSG-MOSFET with a 500nm air-
gap, a beam length and width of respectively 12.5µm and 
6µm with a 40nm gate oxide. A vacuum packaged RSG-
MOSFET is shown in Fig. 2b highlighting the strong 
bonds of the re-filled releasing hole after clogging. Cross 
section of a releasing hole in Fig. 2c shows more than 
1µm bonding surface to ensure cavity sealing. A FIB 
cross section in Fig. 2d shows the suspended SiO2 
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membrane above the suspended-gate. The vacuum 
atmosphere inside the cavity is obtained by depositing the 
top SiO2 layer under 5x10
-7mBar given by the equipment. 
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Fig. 2 SEM pictures of a) AlSi-based RSG-MOSFET, b) 
Top view of a SiO2 cap covering the RSG-MOSFET, c) 
Cross section of releasing holes filled with sputtered 
SiO2, d) FIB cross section of the packaged RSG-
MOSFET, material re-deposited during the FIB cut is 
surrounding the suspended-gate and the SiO2 membrane. 
The slightly compressive SiO2 membranes show very 
good behavior for the thin film packaging, as seen in 
Fig.3 where cavities were formed on large opening size. 
During the clogging process, due to the highly non-
conformal deposition, the amount of material entering in 
the cavity has been measured to be only 80nm compared 
to the 2.5µm oxide deposited. Residues inside the cavity 
are confined in an 8-to-10µm diameter circle, but strongly 
depend on the topology inside the cavity. The oxide 
thickness needed to clog the holes strongly depends on 
the hole width-over-height ratio, which therefore 
determines the amount of residues in the cavity. 
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Fig. 3 a-b)Cross section of a 2um SiO2 suspended 
membrane having a releasing hole clogged by a 2.5µm 
SiO2 sputtering deposition 
 
3. EFFECT OF OPENING SIZE ON 
RELEASING RATE AND CLOGGING EFFECT 
 
Etching rate variation on aSi related to the hole opening 
size and the aSi thickness is shown in Fig. 4. Small holes 
openings decrease the etching rate. A dual underetching 
behavior due to aSi thickness variation and holes 
diameters is observed after a 2 min. release step: for a 
small hole aperture (2µm diameter), exposed surface 
factor is dominant and etching rate is 3 times greater for 
the thin aSi. However for large openings (9µm diameter) 
for which underetch distance is more important, path 
factor representing the lateral opening height for species 
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to reach aSi becomes important and then etching ratio 
decreases to 1.3. 
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Fig. 4 Underetch rate for various releasing holes 
diameters with amorphous silicon sacrificial layers of 
1.1µm and 3.3µm, after 2min. releasing. 
 
After release, encapsulation is performed by sputtered 
deposition of SiO2 under high vacuum of 5x10
-7mbar 
using the intrinsic, non-conformal deposition to clog 
holes, as shown in Fig. 5. Clogging effect is strongly 
material dependent and is related to the sticking 
coefficient that defines probability for a molecule to stick 
to the surface. The coefficient is below 0.01 for LPCVD 
Poly-Si but 0.26 for SiO2, therefore being more suitable 
for clogging purpose. 
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Fig. 5 Schematic of a cross section of the SiO2 membrane 
clogged by SiO2 sputtering deposition 
 
Hole clogging has a strong dependence on the opening 
aspect ratio as presented in Fig. 6. Holes with diameter-
over-height aspect ratio below 1 are clogged for SiO2 
thickness of 2µm. Hole with opening ratio of 1.5 could 
only be clogged for a 3µm thick SiO2 deposition. The 
hole clogging rate is measured to be 330nm per deposited 
micron of SiO2. 
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Fig. 6 hole clogging effect depending on the diameter-
over-height ratio in the 2µm SiO2 membrane (Right). 
Remaining aperture diameter (in nm) for 2µm and 3µm 
SiO2 deposition for hole clogging. 
 
The effect of hole geometry on underetch rate and 
clogging has been studied on square and rectangular 
holes in Fig.7. Rectangular opening has a quasi identical 
underetching than square shape of the same opening area, 
while clogging is 10 times more important.  
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Fig. 7 Underetch length after 16min release for 29.1µm2 
square and rectangle release holes (red dotted 
rectangles).  
 
The initial SiO2 thickness is a 2µm and the thickness of 
aSi is 1.1µm. Remaining hole size after 2.5µm SiO2 
deposition is 1.4µm for the square and 140nm for the 
rectangle. 
 
4. PACKAGING ISSUES FOR PRODUCTION 
ENVIRONMENT 
 
For industrial production of integrated MEMS, 0-level 
package has to sustain plastic molding, which 
corresponds to an isostatic pressure of around 100Bar. 
Encapsulation film thickness has been designed to lower 
the impact of the pressure during molding. FEM 
simulations done with Coventor in Fig. 8 show that the 
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molding-induced package deflection is reduced to 25nm, 
having a 4.5µm thick SiO2 film, which makes it 
compatible with standard industrial back-end processes. 
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Fig. 8 FEM modelling of the packaged resonator under 
applied isostatic pressure mimicking plastic injection 
process step. 
 
Effect of LTO and PECVD nitride materials on capping 
deflection under molding stress are presented in Table I. 
Membrane thickness can then be optimized to lower the 
molding-induced deflection by considering Young’s 
modulus and maximum stress before failure of the two 
materials. 
 
Structural layer material LTO 
Nitride 
PECVD 
Film thickness 4.5µm 2.5µm 
Max. stress before failure 2GPa 9GPa 
Stress due to molding 1.6MPa 4MPa 
Molding-induced deflection 25nm 36nm 
Table I. FEM simulations of the structural layer thickness 
needed to sustain plastic molding over 0-level packaging 
composed of a 30µmx30µm membrane. Comparison with 
PECVD nitride thickness needed to induce the same 
deflection. 
 
On the developed process flow, further investigations on 
vacuum level and long term stability still to be studied in 
order to fully characterize the packaging. This 
characterization can either be done directly by using 
helium leakage test [9], or indirectly by actuating the 
packaged resonator for which quality factor is directly 
related to the vacuum level. 
 
5. CONCLUSION 
 
A novel 0-level packaging process was presented using 
aSi as sacrificial layer and SiO2 as encapsulating layer. 
RSG-MOSFET resonators have been successfully 
encapsulated under high vacuum. Impact of back-end-of-
line industrial process over the encapsulation has been 
investigated, resulting in optimal cover thickness needed 
to sustain plastic molding. Influence of hole dimensions 
on releasing time and clogging effect for encapsulation 
were investigated, and optimized packaging parameters 
are identified for this process. 
. 
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